Async SRAM is not synchronized with the system clock, so the CPU must wait for requested data from the L2 cache.