⟩ If a clock with time period T is used with n stage shift register,the output of the final stage will be delayed by1. nT seconds 2. (n-1)T seconds3. n/T seconds 4. (2n-1)T seconds
nT seconds
Question and Answer:
Home Electronics Engineering
- Share
Popular Answers:
* There is no answer to the above question yet.
More Questions for you:
Tell us Design gray to binary code converter?
What is function of ALE in 8085 microprocessor?
Tell me what are the components has to be done in FPGA board (Altera)?
How to convert a binary number into BCD number directly and vice-versa, without converting it into any other number system?
What is the difference between Power Amplifier and Voltage Amplifier?
Tell me how to create a child process in linux?
Tell me what are the commonly found errors in Embedded Systems?
Tell me what are the functional requirements that are used in the embedded systems?
Tell me what is the need for DMAC in ES?
Tell me which parameters decide the size of data type for a processor?
