What is the difference between running the following snipet of code on Verilog vs Vera?

fork {

task_one();

#10;

task_one();

}

task task_one() {

cnt = 0;

for (i = 0; i < 50; i++) {

cnt++;

}

}